上海婦科疾病研究所 上海女性不孕醫(yī)院 上海引產(chǎn)醫(yī)院 無痛引產(chǎn)痛不痛 上海人流醫(yī)院 白癜風(fēng)治療醫(yī)院 上海小兒腦癱醫(yī)院 上海女子醫(yī)院
玄幻小说完本,欢乐颂第三季

国产精品无码毛片AV_亚洲毛片精品在线_全球黄色短视频在线免费观看_亚洲一区二区爱av_成年人免费观看网址_欧美美女性爱喷水网址_亚洲毛片av无码不卡_国产无码视频在线观看_高清国语自产拍在线播放_女人午夜免费黄片

用戶名: 密碼:
主頁 設(shè)為首頁 加入收藏
      產(chǎn)品中心       技術(shù)中心       下載中心        社區(qū)新聞        誠聘英才       大學(xué)計劃        關(guān)于我們       技術(shù)論壇
  您的當(dāng)前位置:ADSP開源社區(qū) >> 技術(shù)中心 >> Blackfin 今天是:
技術(shù)中心  
SigmaDSP
SHARC
A2B音頻總線
Blackfin
ADI操作系統(tǒng)
ADSP-218X
TigerSAHRC
ADI DSP仿真器
產(chǎn)品導(dǎo)航
ADI DSP仿真器
SigmaDSP開發(fā)板
ADI A2B總線開發(fā)板
SHARC DSP開發(fā)板
銷售網(wǎng)絡(luò)
Blackfin  
Blackfin的技術(shù)文章和教學(xué)視頻連載4:Blackfin的寄存器
[ 作者:OP ] [ 來源:ADSP開源社區(qū) ] [ 發(fā)布時間:2014-8-4 ]

     這一篇就來簡單的講一講Blackfin中BF533的寄存器吧,其他型號均可作為參考。

 
      從上圖我們可以看到,紅色框框內(nèi)的是core component,剩下的則是memory unit。還是英文得了,中文好拗口哇。
    
    Blackfin Processors are register-intensive devices
  • All computations are performed on data contained in registers
  • All peripherals are setup using registers
  • Memory is accessed using pointers in address registers
    There are two ways to access registers on the ADSP-BF533
  • Directly by name
  • Memory-mapped registers (MMRs)
    Register is very important for blackfin processors because blackfin processors are register-intensive devices. All Blackfin processor operation, such as computation, peripheral setup and memory accessing need register. We can see that blackfin can do nothing without register.  Take bf533 as an example, there are two ways to access the registers. Then let’s see what register we can access.
 
    ADSP-BF533 Core Registers:
    Core registers accessed by name
  • Data Registers:  R0-R7
  • Accumulator Registers:          A0, A1
  • Pointer Registers:          P0-P5, FP, SP,USP
  • DAG Registers:                  I0-I3, M0-M3, B0-B3, L0-L3
  • Cycle Counters:  Cycles, cycles2
  • Program Sequencer:          SEQSTAT
  • System Configuration Register:          SYSCFG
  • Loop Registers:  LT[1:0], LB[1:0], LC[1:0]
  • Interrupt Return Registers:          RETI, RETX, RETN, RETE 
    For core register, All the registers in the list can accessed directly by name.  This is the example. This instruction load data register R0 with contents of System configuration register.
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
    You can see ,all the data register are 32-bit wide. They are referred to as dreg.
  • Data Registers:  R0-R7
  • Accumulator Registers:  A0, A1
  • Pointer Registers:  P0-P5, FP, SP,USP
    A majority of registers are memory mapped and must be accessed indirectly
  • Core MMRs are used to configure the core registers
  • They are listed in Appendix A of the HRM.
  • All Core MMRs must be accessed with 32-bit reads or writes.
  • System MMRs are used to configure all other peripherals
  • They are listed in Appendix B of the HRM.
  • Some System MMRs must be accessed with 32-bit reads or writes and others with 16-bit reads or writes (See the HRM for details).
    The addresses of the core and system MMRs are defined in the defBF533.h, defBF532.h, defBF531.h and defLPblkfin.h header files.
    MMRs can only be accessed in Supervisor mode.
    Example: 
     P0.H = hi(MMR_NAME);  // load upper 16-bits of MMR address to  address register
    But a majority of register are memory mapped and they can not accessed directly by name.
 
 
聯(lián)系我們 | 關(guān)于我們 | 免責(zé)聲明 | 誠征英才 | 友情鏈接
Copyright 2019 All rights reserved  本網(wǎng)頁版權(quán)屬Open ADSP所有
北京海淀區(qū)中關(guān)村大街32號新中發(fā)市場3659 郵編100100
電話 18611096839 
粵ICP備14035876號-1